

4-20-00

A

ASSISTANT COMMISSIONER FOR PATENTS  
BOX PATENT APPLICATION  
Washington, D.C. 20231

CASE NUMBER: GB9-1999-0117US1  
Date: April 19, 2000

04/19/00

1c586 U.S. PTO  
09/551962  
04/19/00

Transmitted herewith for filing is the Patent Application of:  
Inventors: H.E. Butterworth, C.F. Fuente and R.B. Nicholson

For: DATA PROCESSING SYSTEM WITH MASTER AND SLAVE PROCESSORS

Enclosed are:

- 4 (four) Sheets of Drawings.
- An assignment of the invention to International Business Machines Corporation, Armonk, New York 10504.
- Certified copy of a United Kingdom Application filed on 23 December 1999, Serial Number 9930282.0.
- Declaration and Power of Attorney is attached to the application.
- Information Disclosure Statement, PTO 1449 and copies of references.

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	OTHER THAN A SMALL ENTITY	
FOR:	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$ 690.00
TOTAL CLAIMS	4 - 20 =	0	X \$ 18 =	\$ 0.00
INDEP CLAIMS	3 - 3 =	0	X \$ 78 =	\$ 0.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIM PRESENTED			+ \$ 260 =	\$ 0.00
			TOTAL	\$ 690.00

If the difference in Col. 1 is less than zero, enter "0" in Col. 2.

- Please charge my Deposit Account No. 09-0468 in the amount of \$690.00.
- The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 09-0468. A duplicate copy of this sheet is enclosed.
- Any additional filing fees required under 37 CFR 1.16.
- Any patent application processing fees under 35 CFR 1.17.

Respectfully submitted,

By Jay P. Sbrollini  
Attorney: Jay P. Sbrollini  
Registration No.: 36,266  
Tel. (914) 945-2587

IBM CORPORATION  
INTELLECTUAL PROPERTY LAW DEPT.  
P.O. BOX 218  
YORKTOWN HEIGHTS, NY 10598

Epress Mail Label: EL559660758US  
Date of Deposit: April 19, 2000





GB9990117US1

1

**DATA PROCESSING SYSTEM WITH  
MASTER AND SLAVE PROCESSORS**

Field of the Invention

5           The present invention relates to a data processing system with master and slave processors for improved memory access.

Background of the Invention

10           There has been a rapid increase in the clock speed of microprocessors. Presently available examples, such as the PowerPC 750 processor available from International Business Machines Corporation, can operate at clock speeds of 400MHz or more. As the speed of microprocessors  
15           has increased, the price of such microprocessors has decreased. It is now practical to embed high performance microprocessors in controller systems such as disk controller systems.

20           Such controller systems typically comprise a microprocessor or microcontroller connected to a memory subsystem and one or more controlled devices via an external bus system. The external buses usually operate at slower speeds than the processor. Therefore, it is  
25           difficult to operate all elements of the controllers system at the same high frequency. As more devices are attached to the bus, the load imposed on bus drivers of the external bus system is correspondingly increased. The

increased load leads to a corresponding reduction in clock speed.

5 In some controller systems, the external bus system comprises a hierarchy of buses interconnected by bridge devices. The bridge devices isolate signals carried by the buses in the hierarchy. Each bus in the hierarchy interconnects a different group of devices. This arrangement reduces the effective load on the external bus system. A reasonable clock speed can thus be maintained. However, the intermediate bridge devices introduce a delay or latency to memory accesses. These latencies reduce the processing speed of the processor, particularly in connection with communications between the processor and devices connected to extremes of the bus system. Further, there is usually arbitration associated with accesses to each bus in the bus system. Bus arbitration adds further latency. Further still, some buses, such as PCI buses, operate asynchronously relative to the devices they interconnect. Such asynchronous operation leads to introduction of further latency because additional clock cycles are used in providing valid data signals on the buses.

25 When the processor issues a write command, it is possible to reduce delay introduced by the bridge devices via buffers in the bridge devices. The buffers enable the waiting or "stall" time in the processor to be reduced to

the time taken to send the write command through the bus which is directly connected to the processor. For example, caches in the memory subsystem usually send or "post" data cache line flush commands to the memory subsystem thereby enabling the processor to continue operation even as data is transferred between successive layers of the memory subsystem. Such "posted write" systems are well known.

For read commands however, there is no such satisfactory solution. In general, a read command incurs all the delays introduced by arbitration and synchronization at each bridge device in the bus system. Also, prior to execution of a read command, all posted write commands within each bridge device should be completed in case the region of memory being read is affected.

In the PCI-X bus system, strict ordering of read and posted write commands can be relaxed to reduce latency in execution of read commands. However, this can adversely affect execution of program code by the processor. Also, the latency inherent in read commands is still substantial.

Further difficulties arise if accesses through the bridge devices become too frequent and begin to approach the bandwidth of the intervening buses in the bus system.

This situation arise when, for example, many short random accesses are made to remote memory locations. This problem can be alleviated by providing sufficient memory as close as possible to the processor. For example, the system may be provided with large L1 and L2 caches. However, in many controller systems, it is also desirable to place at least some memory close to other devices of the controller system, such as device interfaces. Such interfaces are also intolerant of latencies. Thus, if memory is too remote from these devices, performance will be adversely affected.

In a typical controller system, data which is written by a device interface and read by the processor is posted through bridge devices to memory located close to the processor. Memory which is written to by the processor, and read by the device interface chip is located close to the device interface chip. The amount of data that can be transferred between the processor and the device interface is limited to the capacity of the intervening bus system. Also, at least some memory must be both read from and written to by one or both of the processor and the device interface chip. Furthermore, there are practical limitations in terms of both addressability and cost on the amount of memory that can be assigned to the processor. An embedded disk controller typically requires a cache which is too large for direct connection to a fast processor at a reasonable cost.

Conventionally, therefore, such caches have been attached to the processor via a memory controller remote from the processor. A problem associated with this arrangement is that accesses to the remote memory are very slow, typically taking between hundreds and thousands of clock cycles of the processor. Such times can exceed the execution time or code waiting to be executed by the processor. The imbalance between memory access time and processor cycle time increases as microprocessors get faster.

#### Disclosure of the Invention

In accordance with the present invention, there is now provided a data processing system comprising: a master processor; a slave processor; a memory; and a bus subsystem interconnecting the master processor, the slave processor, and the memory; wherein the master processor is configured to generate, in response to a memory access instruction, a read request comprising a read command for execution by the slave processor to read data stored in a location in the memory specified by the memory access instruction, and to write the read request to the slave processor via the bus subsystem, and the slave processor is configured to execute the read command received in the read request from the master processor to obtain the data stored at the specified location in the memory and to write the data obtained to the master processor via the bus subsystem.



The present invention also extends to a controller system including such a data processing system. In a particularly preferred embodiment of the present invention, there is provided a mass storage controller system, such as a disk controller system, comprising such a data processing system.

Viewing the present invention from another aspect, there is now provided a method for reading data from a memory in a data processing system comprising a master processor, a slave processor, a memory, and a bus subsystem interconnecting the master processor, the slave processor, and the memory; the method comprising: generating, by the master processor, in response to a memory access instruction, a read request comprising a read command for execution by the slave processor to read data stored in a location in the memory specified by the memory access instruction; writing, by the master processor, the read request to the slave processor via the bus subsystem; executing, by the slave processor, the read command received in the read request from the master processor to obtain the data stored at the specified location in the memory; and, writing the data obtained to the master processor via the bus subsystem.

In a preferred embodiment of the present invention, there is provided a controller system having a relatively high performance master processor, and a relatively low

performance slave processor all interconnected by a bus subsystem. The slave processor is disposed relative to the memory such that it experiences less read latency and uses less bus bandwidth during memory accesses than the master processor. In a particularly preferred embodiment of the present invention, the slave processor is embedded in a bridge device of the bus subsystem. located closer to the memory. In use, the slave processor alleviates the burden of memory accesses otherwise imposed on the master processor. Thus, much of the cycle time of the slave processor is stalled on memory accesses. The slave processor therefore need not be especially sophisticated or fast.

It should be recognised that embodiments of the present invention differ from conventional so-called Non-Uniform memory Architecture ("NUMAs"). In a typical NUMA, two or more microprocessors with equal performance characteristics are employed to share workload. Such systems require complex programming and are therefore difficult to implement. Also, in a typical NUMA, each processor must be capable of issuing read commands. In embodiments of the present invention however, the slave processor is driven by the master processor. When the master processor requires data either to be read from or written to the memory, it issues a write command containing the required memory access to the slave processor. In receipt of such a write command, the slave

processor performs the specified memory access on behalf of the master processor. Operations such as cache directory lookups can involve a large number of random memory accesses with which a high latency is typically associated. In preferred embodiments of the present invention, such a directory lookup request may be encoded in a message by the master processor and passed to the slave processor for handling. The slave processor then executes code associated with the message to perform the lookup, absorb the latency associated with the lookup operation, and return the result of the lookup operation to the master processor. In the mean time, the master processor is free to perform other tasks.

The slave processor can also improve system performance in performing other management tasks associated with the device interface chips. For example, the slave processor can be instructed to construct requests to device interface chips and handle data produced on execution of such requests by the device interface chips. In this arrangement, only abbreviated information need be communicated between the slave processor and the main processor. Thus traffic on the intervening bus subsystem can be reduced.

Brief Description of the Drawings

Preferred embodiments of the present invention will now be described, by way of example only, with reference to the accompanying drawings in which:

5 Figure 1 is a block diagram of a data processing system embodying the present invention;

Figure 2 is a block diagram of a data processing system embodying the present invention;

10 Figure 3 is block diagram of a data processing system embodying the present invention with command signals added;

Figure 4 is a flow chart corresponding to a master processor of an embodiment of the present invention;

15 Figure 5 is a flow chart corresponding to a slave processor of an embodiment of the present invention;

Figure 6 is a block diagram of a mass storage system embodying the present invention; and,

20 Figure 7 is a block diagram of another mass storage system embodying the present invention.

Description of the Preferred Embodiments

25 Referring first to Figure 1 an example of a data processing system of the present invention comprises a master processor 10 coupled to a bus subsystem 20. The bus subsystem 20 is also coupled to a memory 50 via a bridge device 40. A slave processor 30 is also connected to the bus subsystem 30. The master processor 10 may be implemented by a microprocessor such as a PowerPC

processor 750 available from International Business  
Machines Corporation operating at a clock frequency of  
400MHz. The slave processor 30 may also be implemented by  
a microprocessor such as a PowerPC processor 403  
5 available from International Business Machines  
Corporation operating at a clock frequency of 100MHz.

In the example of the present invention hereinbefore  
described with reference to Figure 1, the slave processor  
10 30 is separate from the bridge device 40. However,  
referring to now to Figure 2, it will be appreciated  
that, in other embodiments of the present invention, the  
slave processor 30 and the bridge device 40 may be  
integrated in a single chip package 60. For example, in a  
15 particularly preferred embodiment of the present  
invention, the slave processor 30 is embedded in the  
bridge device 40.

In the preferred embodiments of the present  
20 invention hereinbefore described, the master processor 10  
and the slave processor 30 are each configured by  
computer program control code to cooperate in providing  
access to data stored in the memory 60 in a manner which  
will now be described with reference to Figure 3.  
25 Specifically, when the master processor 10 requires data  
stored in the memory 60, it writes a read command 70 to  
the slave processor 40 via the bus subsystem 20. The read  
command 70 specifies the location in memory 50 to be

read. The slave processor 30 executes to read command 70 received from the master processor 10 to retrieve, at 80, the required data, at 90, from the memory 50 via the bridge device 40 and the bus subsystem 20. The slave processor 30 then writes, at 100, the retrieved data to the master processor 10 via the bus subsystem 20.

An example of the aforementioned program control code configuring the master processor 10 will now be described with reference to Figure 4. When data is required to be read from the memory 50, the master processor 20 generates, at 110, a corresponding read request for execution by the slave processor 3. At 120, the master processor 10 writes the read request to the slave processor. Advantageously, the master processor 10 does not then have to wait or otherwise stall until the requested data is returned from the memory 50. This is because the master processor 10 has effectively delegated execution of the read request to the slave processor 20. The slave processor 30 absorbs any waiting, stalling or other latency associated with the memory access. Thus, at 130, once the read request is sent, the master processor 10 is free to perform other tasks, at least until the requested data arrives from the slave processor 30.

An example of the aforementioned program code configuring the slave processor 30 will now be described with reference to Figure 5. At 150, on receipt of a read

request from the master processor 10, the slave processor 30 extracts the read command from the read request to determine the location or locations of the memory 50 from which data is to be read . At 160, the slave processor 30 executes the extracted read command to obtain the required data from the memory 50 via the bus subsystem 20 and the bridge device 40. The slave processor 30 absorbs any latency or waiting associated with execution of the read command. At 170, the slave processor 30 generates a message containing the data obtained from the memory 50 ad, at 180, writes the message to the master processor 10, thereby supplying the master processor 10 with the data originally requested.

Data processing systems embodying the present invention are particularly although not exclusively beneficial in controller applications such as mass storage controller applications. For example, referring to Figure 6, a mass storage system embodying the present invention comprises a controller 220 including a data processing system as thereinbefore described. The controller 220 comprises an adapter card installed in the bus architecture of a host computer system 210. Examples of such bus architectures includes the well known PCI, ISA plug and play and EISA bus architectures. The controller 220 is coupled to a remote mass storage device 190 via a communication link 200 such as a SCSI or SSA communication link. The mass storage device 190 comprises





What is claimed is:

1. A data processing system comprising: a master processor; a slave processor; a memory; and a bus subsystem interconnecting the master processor, the slave processor, and the memory; wherein the master processor is configured to generate, in response to a memory access instruction, a read request comprising a read command for execution by the slave processor to read data stored in a location in the memory specified by the memory access instruction, and to write the read request to the slave processor via the bus subsystem, and the slave processor is configured to execute the read command received in the read request from the master processor to obtain the data stored at the specified location in the memory and to write the data obtained to the master processor via the bus subsystem.

2. A data processing system as claimed in claim 1, wherein the bus system comprises two buses interconnected by a bridge device and the slave processor is integrated in the bridge device.

3. A disk controller comprising: a master processor; a slave processor; a memory; and a bus subsystem interconnecting the master processor, the slave processor, and the memory; wherein the master processor is configured to generate, in response to a memory access

instruction, a read request comprising a read command for execution by the slave processor to read data stored in a location in the memory specified by the memory access instruction, and to write the read request to the slave processor via the bus subsystem, and the slave processor is configured to execute the read command received in the read request from the master processor to obtain the data stored at the specified location in the memory and to write the data obtained to the master processor via the bus subsystem.

4. A method for reading data from a memory in a data processing system comprising a master processor, a slave processor, a memory, and a bus subsystem interconnecting the master processor, the slave processor, and the memory; the method comprising:

generating, by the master processor, in response to a memory access instruction, a read request comprising a read command for execution by the slave processor to read data stored in a location in the memory specified by the memory access instruction;

writing, by the master processor, the read request to the slave processor via the bus subsystem;

executing, by the slave processor, the read command received in the read request from the master processor to obtain the data stored at the specified location in the memory; and,

writing the data obtained to the master processor  
via the bus subsystem.

GB9990117US1

















POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Manny W. Schecter, Reg. No. 31,722; William B. Porter, Reg. No. 33,135; Douglas W. Cameron, Reg. No. 31,596; Kevin M. Jordan, Reg. No. 40,277; Stephen C. Kaufman, Reg. No. 29,551; Richard M. Ludwin, Reg. No. 33,010; Daniel P. Morris, Reg. No. 32,053; Louis J. Percello, Reg. No. 33,206; Jay P. Sbrollini, Reg. No. 36,266; Stephen S. Strunck, Reg. No. 28,672; Robert P. Tassinari, Reg. No. 36,030; Robert M. Trepp, Reg. No. 25,933; Marc D. Schechter, Reg. No. 28,989; Louis P. Herzberg, Reg. No. 41,500.

Send all correspondence to:

Jay P. Sbrollini  
IBM Corp, IP Law Dept,  
T J Watson Research Center, PO Box 218,  
Yorktown Heights, New York 10598.  
Telephone: (914)945-2587

FULL NAME OF SOLE OR FIRST INVENTOR: **Henry Esmond Butterworth**

INVENTOR'S SIGNATURE: Henry Esmond Butterworth DATE: 28/12/2000  
RESIDENCE: 23 Maytree Road, Chandlers Ford, Hampshire SO53 5RT, UK  
CITIZENSHIP: 18 Tomtejus Close  
British HB SO53 4HL HB  
POST OFFICE ADDRESS: As above

FULL NAME OF SECOND INVENTOR: **Carlos Francisco Fuente**

INVENTOR'S SIGNATURE: Carlos Francisco Fuente DATE: 4/3/2000  
RESIDENCE: 22 Delamere Road, Southsea, Portsmouth, Hampshire PO4 0JA, UK  
CITIZENSHIP: British  
POST OFFICE ADDRESS: As above

FULL NAME OF THIRD INVENTOR: **Robert Bruce Nicholson**

INVENTOR'S SIGNATURE: Robert Bruce Nicholson DATE: 28/2/2000  
RESIDENCE: 17 Worthing Road, Southsea, Portsmouth, Hampshire PO5 2RH, UK  
CITIZENSHIP: British  
POST OFFICE ADDRESS: As above

000110 2961500